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Abstract
We present APQ for efficient deep learning inference on
resource-constrained hardware. Unlike previous methods
that separately search the neural architecture, pruning pol-
icy, and quantization policy, we optimize them in a joint
manner. To deal with the larger design space it brings, a
promising approach is to train a quantization-aware accu-
racy predictor to quickly get the accuracy of the quantized
model and feed it to the search engine to select the best fit.
However, training this quantization-aware accuracy predic-
tor requires collecting a large number of quantized 〈model,
accuracy〉 pairs, which involves quantization-aware fine-
tuning and thus is highly time-consuming. To tackle this
challenge, we propose to transfer the knowledge from a full-
precision (i.e., fp32) accuracy predictor to the quantization-
aware (i.e., int8) accuracy predictor, which greatly im-
proves the sample efficiency. Besides, collecting the dataset
for the fp32 accuracy predictor only requires to evaluate
neural networks without any training cost by sampling from
a pretrained once-for-all [3] network, which is highly effi-
cient. Extensive experiments on ImageNet demonstrate the
benefits of our joint optimization approach. With the same
accuracy, APQ reduces the latency/energy by 2×/1.3× over
MobileNetV2+HAQ [30, 36]. Compared to the separate
optimization approach (ProxylessNAS+AMC+HAQ [5, 12,
36]), APQ achieves 2.3% higher ImageNet accuracy while
reducing orders of magnitude GPU hours and CO2 emis-
sion, pushing the frontier for green AI that is environmental-
friendly. The code and video are publicly available.
1. Introduction
Deep learning has prevailed in many real-world ap-
plications like autonomous driving, robotics, and mobile
VR/AR, while efficiency is the key to bridge research and
deployment. Given a constrained resource budget on the
target hardware (e.g., latency, model size, and energy con-
sumption), it requires an careful design of network ar-
chitecture to achieve the optimal performance within the
constraint. Traditionally, the deployment of efficient deep
learning can be split into model architecture design and
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Figure 1. Comparison with sequential design and joint design.
APQ combines the three optimization stages (architecture search,
pruning, and quantization) into one stage, and jointly optimize for
accuracy, latency and energy end-to-end.
model compression (pruning and quantization). Some exist-
ing works [10, 9] have shown that such a sequential pipeline
can significantly reduce the cost of existing models. Never-
theless, careful hyper-parameter tuning is required to obtain
optimal performance [12]. The number of hyper-parameters
grows exponentially when we consider the three stages in
the pipeline together, which will soon exceed acceptable hu-
man labor bandwidth.
To tackle the problem, recent works have applied Au-
toML techniques to automate the process. Researchers
proposed Neural Architecture Search (NAS) [44, 45, 18,
19, 2, 4, 3, 9] to automate the model design, outperform-
ing the human-designed models by a large margin. Us-
ing a similar technique, researchers adopt reinforcement
learning to compress the model through automated prun-
ing [12] and automated quantization [36]. However, opti-
mizing these three factors in separate stages will lead to sub-
optimal results: e.g., the best network architecture for the
full-precision model is not necessarily the optimal one after
pruning and quantization. Besides, this three-step strategy
also requires considerable search time and energy consump-
tion [32]. Therefore, we need a solution to jointly optimize
the deep learning model for a certain hardware platform.
Directly extending existing AutoML techniques to the
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Table 1. Comparisons of architecture search approaches for efficient models (ProxylessNAS [5], SPOS: Single Path One-Shot [8], Cham-
Net [7], AMC [12], HAQ[36] and APQ (Ours). “No training during search” means there is no need for re-training the sampled network
candidate during search phase, and this is accomplished by once-for-all network [3]. “No evaluation during search” means that we do not
have to evaluate sampled network candidate on validation dataset during search phase, and this is achieved by quantization-aware accuracy
predictor in APQ. In a nutshell, APQ searches mixed-precision architecture without extra interaction (training or evaluation) with target
dataset, which guarantees the low cost in search phase.
ProxylessNAS ChamNet SPOS AMC HAQ APQ
Hardware-aware X X X X X X
No training during search X X X
No evaluation during search X X
Channel pruning X X
Mixed-precision quantization X X X
joint model optimization setting can be problematic. Firstly,
the joint search space is much larger (multiplicative) com-
pared to the stage-wise search, making the search dif-
ficult. Pruning and quantization usually requires time-
consuming fine-tuning process to restore accuracy [36,
39], which dramatically increases the search cost. As
shown in Fig. 2, searching for each deployment (Proxyless-
NAS+AMC+HAQ) will lead to a considerable CO2 emis-
sion, which can exacerbate the greenhouse effect and seri-
ously deteriorate the environment. Moreover, each step has
its own optimization objective (e.g., accuracy, latency, en-
ergy); the final policy of the pipeline always turns out to be
sub-optimal.
To this end, we propose APQ, a joint design method to
enable end-to-end search of model Architecture, Pruning,
and Quantization policy with light cost. The core idea of
APQ is to use a quantization-aware accuracy predictor to
accelerate the search process. The predictor takes the model
architecture and the quantization scheme as input, and can
quickly predicts its accuracy. Instead of fine-tuning the
pruned and quantized network to get the accuracy, we use
the estimated accuracy generated by the predictor, which
can be obtained with negligible cost (since the predictor re-
quires only a few FC layers).
However, training an accurate predictor is challenging: it
requires a lot of (quantized model, quantized accuracy) data
points to train an accurate predictor. Collecting each of the
data points could be quite expensive: 1. we need to train
the network to get the initial fp32 weights, 2. and further
fine-tuning to get the quantized int8 weights to evaluate the
accuracy. Both stages are quite expensive, requiring hun-
dreds of GPU hours.
Luckily, inspired by the weight sharing mechanism in re-
cent one-shot neural architecture search methods [8, 3], we
reduce the cost of stage 1 by training a super network that
contains all the sub-networks in the search space through
weight sharing, and directly evaluate the sub-network accu-
racy without further fine-tuning. As shown in [3], it is pos-
sible to train a “once-for-all” super network that can support
all the sub-networks while achieving on-par or even higher
accuracy compared to training from scratch. In this way, we
only need to evaluate the sub-network instead of training to
get (fp32 model, fp32 accuracy) data points, which requires
orders of magnitude smaller computation.
Reducing the cost of stage 2 is more challenging. Typ-
ically, direct low-bit quantization without fine-tuning usu-
ally leads to near-zero accuracy. Therefore, fine-tuning is
still needed to collect (quantized model, quantized accu-
racy) data points. To reduce the cost of stage 2, we pro-
pose predictor-transfer technique. Instead of collecting a
lot of expensive (quantized model, quantized accuracy) data
points to directly train the quantization-aware predictor, we
first train a fp32 model accuracy predictor using the cheap
(fp32 model, fp32 accuracy) data points collected with the
weight-sharing once-for-all network (evaluation only, no
training required), and then transfer the predictor to the
quantized model domain by fine-tuning it on a small number
of expensive (quantized model, quantized accuracy) data
points. The transfer technique dramatically improves the
sample efficiency on the quantized network domain and re-
duces the overall cost to train the predictor.
After training this quantization-aware predictor
P (arch, prune, quantization), the architecture search be-
comes ultra-fast by using the predictor. With the above
design, we are able to efficiently perform a joint search over
model architecture, channel number, and mixed-precision
quantization. The predictor can also be used for new
hardware and deployment scenarios.
Extensive experiments show the superiority of APQ.
APQ achieves 8× BitOps reduction than an 8-bit ResNet
while having higher accuracy; APQ can not only optimize
latency and accuracy, but also energy. We obtain the same
accuracy as MobileNetV2+HAQ, and achieve 2×/1.3× la-
tency/energy saving; APQ outperforms separate sequential
optimizations using ProxylessNAS+AMC+HAQ by 2.3%
accuracy under same latency constraints, while reducing
600× GPU hours and CO2 emission, which efficiently
search an efficient model, pushing the frontier for green AI
that is environmental-friendly.
The contributions of this paper are:
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Figure 2. The illustration of marginal search cost for an upcoming
scenario measured in pounds of CO2 emission. Simply extend-
ing existing methods could still cost a considerable CO2 emission
which is not environmental-friendly.
• We propose a methodology to jointly perform NAS-
pruning-quantization, unifying the conventionally sep-
arated stages into an integrated solution.
• We propose a predictor-transfer method to tackle the
high cost of the quantization-aware accuracy predic-
tor’s dataset collection 〈NN architecture, quantization
policy, quantized accuracy〉.
• We achieve significant speedup to search optimal net-
work architecture with quantization policy via this
joint optimization, and enable automatic model adjust-
ment in diverse deployment scenarios.
2. Background and Outline
Researchers have proposed various methods to acceler-
ate the model inference, including architecture design [14,
30], network pruning [11, 21] and network quantiza-
tion [10].
Neural Architecture Search. Tracing back to the devel-
opment of NAS, one can see the reduction in the search
time. Former NAS [45, 29] use an RL agent to determine
the cell-wise architecture. To efficiently search for the ar-
chitecture, many later works viewed architecture searching
as a pathfinding problem [20, 5], it cuts down the search
time by jointly training rather than iteratively training from
scratch. Inspired by the path structure, some one-shot meth-
ods [8] have been proposed to further leverage the network’s
weights in training time and begin to handle the mixed-
precision case for efficient deployment. Another line of
works tries to grasp the information by a performance pre-
dictor [23, 7], which reduces the frequent evaluation for the
target dataset when searching for optimal.
Pruning. Extensive works show the progress achieved
in pruning: in the early time, researchers proposed fine-
grained pruning [11, 10] by cutting off the connections (i.e.,
elements) within the weight matrix. However, such kind
of method is not friendly to the CPU and GPU, and re-
quires dedicated hardware[26, 40] to support sparse ma-
trix multiplication, which is highly demanding to design
[35, 34, 24]. Later, some researchers proposed channel-
level pruning [13, 21, 17, 25, 1, 15, 27] by pruning the en-
tire convolution channel based on some importance score
(e.g., L1-norm) to enable acceleration on general-purpose
hardware. However, both fine-grained pruning and channel-
level pruning introduces an enormous search space as differ-
ent layer has different sensitivities (e.g., the first convolution
layer is very sensitive to be pruned as it extracts important
low-level features; while the last layer can be easily pruned
as it’s very redundant). To this end, recent researches lever-
age the AutoML techniques [12, 39] to automate this explo-
ration process and surpass the human design.
Quantization. Quantization is a necessary technique to
deploy the models on hardware platforms like FPGAs and
mobile phones. [10] quantized the network weights to
reduce the model size by grouping the weights using k-
means. [6] binarized the network weights into {−1,+1};
[42] quantized the network using one bit for weights and
two bits for activation; [28] binarized each convolution fil-
ter into {−w,+w}; [43] mapped the network weights into
{−wN, 0,+wP} using two bits with a trainable range; [41]
explicitly regularized the loss perturbation and weight ap-
proximation error in a incremental way to quantize the net-
work using binary or ternary weights. [16] used 8-bit inte-
gers for both weights and activation for deployment on mo-
bile devices. Some existing works explored the relationship
between quantization and network architecture. HAQ [36]
proposed to leverage AutoML to determine the bit-width for
a mixed-precision quantized model. A better trade-off can
be achieved when different layers are quantized with dif-
ferent bits, showing the strong correlation between network
architecture and quantization.
Multi-Stage Optimization. Above methods are orthog-
onal to each other and a straightforward combination ap-
proach is to apply them sequentially in multiple stages i.e.
NAS+Pruning+Quantization:
• In the first stage, we can search the neural net-
work architecture with the best accuracy on the target
dataset [33, 5, 37]:
A∗, w∗ = argmax
A,w
ACCval
(A, w). (1)
where ACCval
(A, w) denotes the validation accuracy
given a model with architecture A and weight w.
• In the second stage, we can prune the channels in the
model automatically [12]:
P ∗ = argmax
P
ACCval
(
P (A∗, w∗)). (2)
where P (A, w) outputs a pair (A′, w′) denoting the
model architecture and fine-tuned weight after apply-
ing certain pruning policy P .
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Figure 3. An overview of APQ’s joint design methodology. The serial number represents the order of the steps. We first train an accuracy
predictor for the full precision NN, then incrementally train an accuracy predictor for the quantized NN (predictor-transfer). Finally,
evolutionary search is performed to find the specialized NN architecture with quantization policy that fits hardware constraints.
• In the third stage, we can quantize the model to mixed-
precision [36]:
Q∗ = argmax
Q
ACCval
(
Q(P ∗(A∗, w∗))) (3)
where Q(A, w) outputs a pair (A′, w′) denoting the
model architecture and fine-tuned weight after apply-
ing certain quantization policy Q.
However, this separation usually leads to a sub-optimal so-
lution: e.g., the best neural architecture for the floating-
point model may not be optimal for the quantized model.
Moreover, frequent evaluations on the target dataset make
such kind of methods time-costly: e.g., a typical pipeline
as above can take about 300 GPU hours, making it hard for
researchers with limited computation resources to do auto-
matic design.
Joint Optimization. Instead of optimizing NAS, pruning
and quantization independently, joint optimization aims to
find a balance among these configurations and search for
the optimal strategy. To this end, the joint optimization ob-
jective can be formalized into:
A∗, w∗, P ∗, Q∗ = argmax
A,w,P,Q
ACCval
(
Q(P (A, w))
)
, (4)
However, the search space of this new objective is tripled as
original one, so it becomes challenging to perform joint op-
timization. We endeavor to unify NAS, pruning and quanti-
zation as joint optimization. The outline is: 1. Train a once-
for-all network that covers a large search space and every
sub-network can be directly extracted without re-training.
2. Build a quantization-aware accuracy predictor to predict
quantized accuracy given a sub-network and quantization
policy. 3. Construct a latency/energy lookup table and do
resource constrained evolution search. Thereby, this opti-
mization problem can be tackled jointly.
3. Joint Design Methodoloy
The overall framework of our joint design is shown in
Figure 3. It consists of a highly flexible once-for-all net-
work with fine-grained channels, an accuracy predictor, and
evolution search to jointly optimize the architecture, prun-
ing, and quantization.
3.1. Once-For-All Network with Fine-grained
Channel Pruning
Neural architecture search aims to find a good sub-
network from a large search space. Traditionally, each sam-
pled network is trained to obtain the actual accuracy [44],
which is time-consuming. Recent one-shot based NAS [8]
first trains a large, multi-branch network. At each time, a
sub-network is extracted from the large network to directly
evaluate the approximated accuracy. Such a large network
is called once-for-all network. Since the choice of differ-
ent layers in a deep neural network is largely independent, a
popular way is to design multiple choices (e.g., kernel size,
expansion ratios) for each layer.
In this paper, we used MobileNetV2 as the backbone to
build a once-for-all network that supports different kernel
sizes (i.e. 3, 5, 7) and channel number (i.e. 4×B to 6×B, 8
as interval, B is the base channel number in that block) in
block level, and different depths (i.e. 2, 3, 4) in stage level.
The combined search space contains more than 1035 sub-
networks, which is large enough to perform the search on
the top of it.
Properties of the Once-For-All Network. To ensure ef-
ficient architecture search, we find that the once-for-all net-
work needs to satisfy the following properties: (1) For every
extracted sub-network, the performance could be directly
evaluated without re-training, so that the cost of training
only needs to be paid once. (2) Support an extremely large
and fine-grained search space to support channel number
search. As we hope to incorporate pruning policy into ar-
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Figure 4. Predictor-transfer technique. We start from a pre-trained
full-precision predictor and add another input head (yellow square
at bottom right) denoting quantization policy. Then fine-tune the
quantization-aware accuracy predictor.
chitecture space, the once-for-all network not only needs
to support different operators, but also fine-grained channel
numbers (8 as interval). Thereby, the new space is signifi-
cantly enlarged (nearly quadratic from 1019 to 1035).
However, it is hard to achieve the two goals at the same
time due to the nature of once-for-all network training: it
is generally believed that if the search space gets too large
(e.g., supporting fine-grained channel numbers), the ac-
curacy approximation would be inaccurate [22]. A large
search space will result in high variance when training the
once-for-all network. To address the issue, we adopt pro-
gressive shrinking (PS) algorithm [3] to train the once-for-
all network. Specifically, we first train a full sub-network
with the largest kernel sizes, channel numbers and depths
in the once-for-all network, and use it as a teacher to pro-
gressively distill the smaller sub-networks sampled from the
once-for-all network. During distillation, the trained sub-
networks still update the weights to prevent accuracy loss.
The PS algorithm effectively reduces the variance during
once-for-all network training. By doing so, we can assure
that the extracted sub-network from the once-for-all net-
work preserves competitive accuracy without re-training.
3.2. Quantization-Aware Accuracy Predictor
To reduce the cost for designs in various deployment
scenarios, we propose to build a quantization-aware accu-
racy predictor P , which predicts the accuracy of the mixed-
precision (MP) model based on architecture configurations
and quantization policies. During search, we used the pre-
dicted accuracy acc = P (arch, prune, quantize) instead of
the measured accuracy. The input to the predictor P is the
encoding of the network architecture, the pruning strategy,
and the quantization policy.
Architecture and Quantization Policy Encoding. We
encode the network architecture block by block: for each
Algorithm 1: APQ framework
Input: Pretrained once-for-all network S, evolution round
iterMax, population size N , mutation rate prob,
architecture constraints C.
1 Use S to generate FP32 model dataset DFP 〈arch, acc〉 and
quantized model dataset DMP 〈quantization policy, arch,
acc〉.
2 Use DFP to train a full precision (FP) accuracy predictor
MFP .
3 Use DMP and MFP (pretrained weight to transfer) to train
a mixed precision (MP) accuracy predictor MMP .
4 Randomly generate initial population P 〈quantization
policy, arch〉 with size N satisfying C.
5 for i = 1 . . . iterMax do
6 Use MMP to predict accuracy for candidates in P and
update Topk with the candidates having Top-k highest
accuracy.
7 Pcrossover = Crossover(Topk, N/2, C)
8 Pmutation =Mutation(Topk, N/2, prob, C)
9 P = Topk ∪ Pcrossover ∪ Pmutation
Output: Candidates with best accuracy Topk.
building block (i.e. bottleneck residual block like Mo-
bileNetV2 [30]), we encode the kernel size, channel num-
bers, weight/activation bits for pointwise and depthwise
convolutions into one-hot vectors, and concatenate these
vectors together as the encoding of the block. For exam-
ple, a block has 3 choices of kernel sizes (e.g. 3,5,7) and 4
choices of channel numbers (e.g. 16,24,32,40), if we choose
kernel size=3 and channel numbers=32, then we get two
vectors [1,0,0] and [0,0,1,0], and we concatenate them to-
gether and use [1,0,0,0,0,1,0] to represent this block’s archi-
tecture. Likewise, we also use one-hot vectors to denote the
choice of bitwidth for certain weights/activation of point-
wise and depthwise layers, e.g. suppose weight/activation
bitwidth choices for pointwise/depthwise layer are 4 or 8,
we use [1,0,0,1,0,1,1,0] to denote the choice (4,8,8,4) for
quantization policy. If this block is skipped, we set all val-
ues of the vector to 0. We further concatenate the features of
all blocks as the encoding of the whole network. Then for a
5-layer network, we can use a 75-dim (5×(3+4+2×4)=75)
vector to represent such an encoding. In our setting, the
choices of kernel sizes are [3,5,7], the choices of channel
number depend on the base channel number for each block,
and bitwidth choices are [4,6,8], there are 21 blocks in total
to design.
Accuracy Predictor. The predictor we use is a 3-layer
feed-forward neural network with each embedding dim
equaling to 400. As shown in the left of Figure 4, the in-
put of the predictor is the one-hot encoding described above
and the output is the predicted accuracy. Different from ex-
isting methods [20, 5, 37], our predictor based method does
not require frequent evaluation of architecture on the target
dataset in the search phase. Once we have the predictor,
we can integrate it with any search method (e.g. reinforce-
ment learning, evolution, bayesian optimization, etc.) to
perform joint design over architecture-pruning-quantization
at a negligible cost. However, the biggest challenge is how
to collect the 〈architecture, quantization policy, accuracy〉
dataset to train the predictor for quantized models, which
is due to: 1) collecting quantized model’s accuracy is time-
consuming: fine-tuning is required to recover the accuracy
after quantization, which takes about 0.2 GPU hours per
data point. In fact, we find that for training a good full pre-
cision accuracy predictor, 80k 〈NN architecture, ImageNet
accuracy〉 data pairs would be enough. However, if we col-
lect a quantized dataset with the same size as the full preci-
sion one, it can cost 16,000 GPU hours, which is far beyond
affordable. 2) The quantization-aware accuracy predictor
is harder to train than the traditional accuracy predictor on
full-precision models: the architecture design and quantiza-
tion policy affect network performance from two separate
aspects, making it hard to model the mutual influence. Thus
using the traditional way to train quantization-aware accu-
racy predictor can result in a significant performance drop
(Table 2).
Transfer Predictor to Quantized Models. Collecting a
quantized NN dataset for training the predictor is diffi-
cult (needs finetuning), but collecting a full-precision NN
dataset is easy: we can directly pick sub-networks from
the once-for-all network and measure its accuracy. We pro-
pose the predictor-transfer technique to increase the sam-
ple efficiency and make up for the lack of data. As the
order of accuracy before and after quantization is usually
preserved, we first pre-train the predictor on a large-scale
dataset to predict the accuracy of full-precision models,
then transfer to quantized models. The quantized accuracy
dataset is much smaller and we only perform short-term
fine-tuning. As shown in Figure 4, we add the quantiza-
tion bits (weights& activation) of the current block into the
input embedding to build the quantization-aware accuracy
predictor. We then further fine-tune the quantization-aware
accuracy predictor using pre-trained FP predictor’s weights
as initialization. Since most of the weights are inherited
from the full-precision predictor, the training requires much
fewer data compared to training from scratch.
3.3. Hardware-Aware Evolutionary Search
As different hardware might have drastically different
properties (e.g., cache size, level of parallelism), the optimal
network architecture and quantization policy for one hard-
ware are not necessarily the best for the other. Therefore,
instead of relying on some indirect signals (e.g., BitOps),
our optimization is directly based on the measured latency
and energy on the target hardware.
Measuring Latency and Energy. Evaluating each candi-
date policy on actual hardware can be very costly. Thanks
to the sequential structure of the neural network, we can ap-
proximate the latency (or energy) of the model by summing
up the latency (or energy) of each layer. We can first build a
lookup table containing the latency and energy of each layer
under different architecture configurations and bit-widths.
Afterward, for any candidate policy, we can break it down
and query the lookup table to directly calculate the latency
(or energy) at negligible cost. In practice, we find that such
practice can precisely approximate the actual inference cost.
Resource-Constrained Evolution Search. We adopt the
evolution-based architecture search [8] to explore the best
resource-constrained model. Based on this, we further re-
place the evaluation process with our quantization-aware
accuracy predictor to estimate the performance of each can-
didate directly. The cost for each candidate can then be re-
duced from N times of model inference to only one time
of predictor inference (where N is the size of the validation
set). Furthermore, we can verify the resource constraints by
our latency/energy lookup table to avoid the direct interac-
tion with the target hardware. Given a resource budget, we
directly eliminate the candidates that exceed the constraints.
4. Implementation Details
Data Preparation for Quantization-aware Accuracy
Predictor. We generate two kinds of data (2,500 for
each): 1. random sample both architecture and quantiza-
tion policy; 2. random sample architecture, and sample
10 quantization policies for each architecture configuration.
We mix the data for training the quantization-aware accu-
racy predictor, and use full-precision pretrained predictor’s
weights to transfer. The number of data to train a full preci-
sion predictor is 80,000. As such, our quantization accuracy
predictor can have the ability to generalize among different
architecture/quantization policy pairs and learn the mutual
relation between architecture and quantization policy.
Evolutionary Architecture Search. For evolutionary ar-
chitecture search, we set the population size to be 100, and
choose Top-25 candidates to produce the next generation
(50 by mutation, 50 by crossover). Each population is a
network architecture with a quantization policy, using the
same encoding as a quantization-aware accuracy predictor.
The mutation rate is 0.1 for each layer, which is the same as
that in [8], and we randomly choose the new kernel size and
channel number for mutation. For a crossover, each layer is
randomly chosen from the layer configuration of its parents.
We set max iterations to 500, and choose the best candidate
among the final population.
Quantization. We follow the implementation in [36] to
do quantization. Specifically, we quantize the weights and
activations with the specific quantization policies. For each
Table 2. Comparison with state-of-the-art efficient models for hardware with fixed quantization or mixed precision. Our method cuts down
the marginal search time by two-order of magnitudes while achieving better performance than others. The marginal CO2 emission (lbs) and
cloud compute cost ($) [32] is negligible for search in a new scenario. Here marginal cost means the cost for searching in a new deployment
scenario, we use N to denote the number of up-coming deployment scenarios and we include the cost for training our once-for-all network
in the ”design cost”. The listed ”our models” are searched under different latency constraints for fair comparison.
Model
ImageNet Latency Energy BitOps Design cost CO2e Cloud compute cost
Top1 (%) (ms) (mJ) (G) (GPU hours) (marginal) (marginal)
MobileNetV2 - 8bit 71.8 9.10 12.46 19.2 - - -
ProxylessNAS - 8bit 74.2 13.14 14.12 19.5 200N 56.72 $148 – $496
ProxylessNAS + AMC - 8bit 73.3 9.77 10.53 15.0 204N 57.85 $151 – $506
MobileNetV2 + HAQ 71.9 8.93 11.82 - 96N 27.23 $71 – $238
ProxylessNAS + AMC + HAQ 71.8 8.45 8.84 - 300N 85.08 $222 – $744
DNAS [38] 74.0 - - 57.3 40N 11.34 $30 – $99
Single Path One-Shot [8] 74.6 - - 51.9 288 + 24N 6.81 $18 – $60
Ours-A (w/o transfer) 72.1 8.85 11.79 13.2 2400 + 0.5N 0.14 $0.4 – $1.2
Ours-B (w/ transfer) 74.1 8.40 12.18 16.5 2400 + 0.5N 0.14 $0.4 – $1.2
Ours-C (w/ transfer) 75.1 12.17 14.14 23.6 2400 + 0.5N 0.14 $0.4 – $1.2
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Figure 5. Comparison with mixed-precision models searched by HAQ [36] under latency/energy constraints. The baselines are 4-bit and 6-
bit fixed precision, respectively. When the constraint is strict, our model can outperform fixed precision model by more than 10% accuracy,
and 5% compared with HAQ. Such performance boost may benefit from the dynamic architecture search space rather than fixed one as
MobileNetV2.
layer with weights w with quantization bit b, we linearly
quantize it to [−v, v], the quantized weight is:
w′ = max(0,min(2v, round(
2w
2b − 1) · v))− v (5)
We set choose different v for each layer that minimize the
KL-divergence D(w||w′) between origin weights w and
quantized weightsw′. For activation weights, we quantize it
to [0, v] since the value is non-negative after ReLU6 layer.
5. Experiments
To verify the effectiveness of our methods, we con-
duct experiments that cover two of the most important con-
straints for on-device deployment: latency and energy con-
sumption in comparison with some state-of-the-art mod-
els using neural architecture search. Besides, we compare
BitOps with some multi-stage optimized models.
Dataset, Models and Hardware Platform. The exper-
iments are conducted on ImageNet dataset. We compare
the performance of our joint designed models with mixed-
precision models searched by [36, 12, 5] and some SOTA
fixed precision 8-bit models. The platform we used to
measure the resource consumption for the mixed-precision
model is BitFusion [31], which is a state-of-the-art spatial
ASIC design for neural network accelerator. It employs a
2D systolic array of Fusion Units which spatially sum the
shifted partial products of two-bit elements from weights
and activations.
5.1. Comparison with SOTA Efficient Models
Table 2 presents the results for different efficiency con-
straints. As one can see, our model can consistently out-
perform state-of-the-art models with either fixed or mixed-
precision. Specifically, our small model (Ours-B) can have
2.2% accuracy boost than mixed-precision MobileNetV2
search by HAQ (from 71.9% to 74.1%); our large model
(Ours-C) attains better accuracy (from 74.6% to 75.1%)
while only requiring half of BitOps. When applied with
74.2
73.3
75.1
71.8
74.1
+AMC
+HAQ
+
2.
3%
72.7
75.1
74.6
+0.5% Acc with 2.2x BitOps saving
Figure 6. Left: Comparison with sequentially designed mixed-precision models searched by ProxylessNAS, AMC and HAQ [5, 12, 36]
under latency constraints. Our joint designed model achieves better accuracy than sequentially designed models. Right: Comparison with
quantized model under BitOps constraint. The ResNet-34 baselines are 2/3/4 bit weight and activation. Our model achieves 0.5% accuracy
boost (from 74.6% to 75.1%) compared with models searched by single path one-shot while occupying half of BitOps.
75.6
64.6
+
11
.0
%
faster and higher
Figure 7. Illustration of the performance w/ or w/o predictor-transfer technique. Pairwise accuracy is a metric that measures the relative
relationship between every two architectures. Left graph shows that the quantization-aware predictor could attain a faster and higher
convergence with transferring. Right graph shows that when data is limited, predictor-transfer technique could largely improve the pairwise
accuracy (from 64.6% to 75.6%). Using predictor-transfer technique, we can achieve 85% pairwise accuracy using less than 3k data points,
while at least 4k data will be required without this technique.
transfer technology, it does help for the model to get better
performance (from 72.1% to 74.1%). It is also notable that
the marginal cost for cloud computer and CO2 emission is
two orders of magnitudes smaller than other works.
5.2. Effectiveness of Joint Design
Comparison with MobileNetV2+HAQ. Figure 5 show
the results on the BitFusion platform under different latency
constraints and energy constraints. Our jointly designed
models consistently outperform both mixed-precision and
fixed precision SOTA models under certain constraints.
It is notable when the constraint is tight, our models
have significant improvement compared with state-of-the-
art mixed-precision models. Specifically, with similar ef-
ficiency constraints, we improve the ImageNet top1 ac-
curacy from the MobileNetV2 baseline 61.4% to 71.9%
(+10.5%) and 72.7% (+11.3%) for latency and energy con-
straints, respectively. Moreover, we show some mod-
els searched by our quantization-aware predictor without
predictor-transfer technique. With this technique applied,
the accuracy can consistently have an improvement, since
the non-transferred predictor might lose some mutual infor-
mation between architecture and quantization policy.
Comparison with Multi-Stage Optimized Model. Fig-
ure 6 compares the multi-stage optimization with our joint
optimization results. As one can see, under the same la-
tency/energy constraint, our model can attain better ac-
curacy than the multi-stage optimized model (74.1% vs
71.8%). This is reasonable since the per-stage optimization
might not find the global optimal model as the joint design
does.
Comparison under Limited BitOps. Figure 6 reports
the results with limited BitOps budget. As one can see,
under a tight BitOps constraint, our model improves over
2% accuracy (from 71.5% to 73.9%) compared with the
searched model using [8]. Moreover, our models achieve
even higher accuracy (75.1%) as ResNet34 8-bit model
(75.0%) while saving 8 × BitOps.
5.3. Effectiveness of Predictor-Transfer
Figure 7 shows the performance of our predictor-transfer
technique compared with training from scratch. For each
setting, we train the predictor to convergence and evaluate
the pairwise accuracy (i.e. the proportion that predictor cor-
rectly identifies which is better between two randomly se-
lected candidates from a held-out dataset), which is a mea-
surement for the predictor’s performance. We use the same
test set with 2000 〈NN architecture, ImageNet accuracy〉
pairs that are generated by randomly choosing network ar-
chitecture and quantization policy. Typically, for training
with N data points, the number of two kinds of data as
mentioned in Sec. 4 is equal, i.e., N/2. As shown, the
transferred predictor has a higher and faster pairwise accu-
racy convergence. Also, when the data is very limited, our
method can achieve more than 10% pairwise accuracy over
scratch training.
6. Conclusion
We propose APQ, a joint design method for architecting
mixed-precision model. Unlike former works that decou-
ple into separated stages, we directly search for the optimal
mixed-precision architecture without multi-stage optimiza-
tion. We use a predictor-base method that can have no extra
evaluation for the target dataset, which greatly saves GPU
hours for searching under an upcoming scenario, thus re-
ducing marginally CO2 emission and cloud compute cost.
To tackle the problem for the high expense of data collec-
tion, we propose a predictor-transfer technique to make up
for the limitation of data. Comparisons with state-of-the-
art models show the necessity of joint optimization and the
prosperity of our joint design method.
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